FPGA VendorsActelXilinx Altera Achronix Tabula Full List can be found here... Silicon Foundry (Fab) VendorsTSMC (based off Tiwan, 28 nm process announced, 40 nm state-of-the-art as of Feb 2010) GloFo ( AMD merged its foundry business with Chartered Semiconductor to form GloFo, ) Samsung (Korea, 28 nm announced) Austria Microsystem (200 nm mixed signal process) EDA (Electronics Design Automation) VendorsCadence, Ciranova, Magma, Mentor Graphics, SpringSoft, Synopsys Soft IP (Intellectual Property) CoresIP Core marketplace, Design-ReuseSynopsys (IP Cores and design tools) Microprocessors and SoC (Systems on Chip)OpenSPARC LEON3 (Open Source 32 bit SPARC v8) ARM Cortex M1 GNU Radio Free Courses, Tutorials & labsSynthesizing OpenSPARC Design lab VHDL Tutorial by Weijun Zhang Verilog Tutorial A Good presentation on Verilog 2001 (PDF ~400kB) ToolsOne Stop Resource for EDAgEDA : GPL EDA tools Industrial Bodies and ForumsOpenFPGA ResourcesEDA Standards accellera.org  MMIX design is a musings of a beautiful mind on modern RISC processor architectures. http://scpd.stanford.edu/knuth/index.jsp http://www-cs-faculty.stanford.edu/~uno/mmix-news.html FPGA Synthesizable Java Processor (JOP)An excellent PhD Thesis along with GPL source code for Java Machine. |
|
|
Resources |